mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Added RTLIL::Design::modules()

Browse source
This commit is contained in:
Clifford Wolf 2014-07-27 10:40:31 +02:00
parent 10e5791c5e
commit 0bd8fafbd2
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.h
View file

@ -340,6 +340,7 @@ struct RTLIL::Selection
struct RTLIL::Design struct RTLIL::Design
{ {
int refcount_modules_;
std::map<RTLIL::IdString, RTLIL::Module*> modules_; std::map<RTLIL::IdString, RTLIL::Module*> modules_;
std::vector<RTLIL::Selection> selection_stack; std::vector<RTLIL::Selection> selection_stack;
@ -348,6 +349,8 @@ struct RTLIL::Design
~Design(); ~Design();
RTLIL::ObjRange<RTLIL::Module*> modules() { return RTLIL::ObjRange<RTLIL::Module*>(&modules_, &refcount_modules_); }
void check(); void check();
void optimize(); void optimize();