mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Added "yosys -D" feature

Browse source
This commit is contained in:
Clifford Wolf 2016-04-21 23:28:37 +02:00
parent 1565d1af69
commit 0bc95f1e04
113 changed files with 172 additions and 145 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/proc/proc.cc
View file

@ -57,7 +57,7 @@ struct ProcPass : public Pass {
{
std::string global_arst;
log_header("Executing PROC pass (convert processes to netlists).\n");
log_header(design, "Executing PROC pass (convert processes to netlists).\n");
log_push();
size_t argidx;

2
passes/proc/proc_arst.cc
View file

@ -226,7 +226,7 @@ struct ProcArstPass : public Pass {
std::string global_arst;
bool global_arst_neg = false;
log_header("Executing PROC_ARST pass (detect async resets in processes).\n");
log_header(design, "Executing PROC_ARST pass (detect async resets in processes).\n");
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)

2
passes/proc/proc_clean.cc
View file

@ -156,7 +156,7 @@ struct ProcCleanPass : public Pass {
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
int total_count = 0;
log_header("Executing PROC_CLEAN pass (remove empty switches from decision trees).\n");
log_header(design, "Executing PROC_CLEAN pass (remove empty switches from decision trees).\n");
extra_args(args, 1, design);

2
passes/proc/proc_dff.cc
View file

@ -369,7 +369,7 @@ struct ProcDffPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_DFF pass (convert process syncs to FFs).\n");
log_header(design, "Executing PROC_DFF pass (convert process syncs to FFs).\n");
extra_args(args, 1, design);

2
passes/proc/proc_dlatch.cc
View file

@ -292,7 +292,7 @@ struct ProcDlatchPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_DLATCH pass (convert process syncs to latches).\n");
log_header(design, "Executing PROC_DLATCH pass (convert process syncs to latches).\n");
extra_args(args, 1, design);

2
passes/proc/proc_init.cc
View file

@ -100,7 +100,7 @@ struct ProcInitPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_INIT pass (extract init attributes).\n");
log_header(design, "Executing PROC_INIT pass (extract init attributes).\n");
extra_args(args, 1, design);

2
passes/proc/proc_mux.cc
View file

@ -391,7 +391,7 @@ struct ProcMuxPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_MUX pass (convert decision trees to multiplexers).\n");
log_header(design, "Executing PROC_MUX pass (convert decision trees to multiplexers).\n");
extra_args(args, 1, design);

2
passes/proc/proc_rmdead.cc
View file

@ -76,7 +76,7 @@ struct ProcRmdeadPass : public Pass {
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
log_header("Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n");
log_header(design, "Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n");
extra_args(args, 1, design);