mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-29 01:18:46 +00:00
Code Activity

Add DSP_{A,B}_SIGNEDONLY macro

Browse source
This commit is contained in:
Eddie Hung 2019-07-16 15:55:13 -07:00
parent c501aa5ee8
commit 0b6d47f8bf
1 changed files with 40 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

51
techlibs/common/mul2dsp.v
View file

@ -3,24 +3,25 @@
// revised by Andre DeHon // revised by Andre DeHon
// further revised by David Shah // further revised by David Shah
`ifndef DSP_A_MAXWIDTH `ifndef DSP_A_MAXWIDTH
`define DSP_A_MAXWIDTH 18 $error("Macro DSP_A_MAXWIDTH must be defined");
`endif `endif
`ifndef DSP_A_MAXWIDTH `ifndef DSP_A_SIGNEDONLY
`define DSP_B_MAXWIDTH 25 `define DSP_A_SIGNEDONLY 0
`endif `endif
`ifndef DSP_B_MAXWIDTH
`ifndef ADDER_MINWIDTH $error("Macro DSP_B_MAXWIDTH must be defined");
`define ADDER_MINWIDTH AAA `endif
`ifndef DSP_B_SIGNEDONLY
`define DSP_B_SIGNEDONLY 0
`endif `endif
`ifndef DSP_NAME `ifndef DSP_NAME
`define DSP_NAME M18x25 $error("Macro DSP_NAME must be defined");
`endif `endif
`define MAX(a,b) (a > b ? a : b) `define MAX(a,b) (a > b ? a : b)
`define MIN(a,b) (a < b ? a : b) `define MIN(a,b) (a < b ? a : b)
(* techmap_celltype = "$mul" *)
module \$mul (A, B, Y); module \$mul (A, B, Y);
parameter A_SIGNED = 0; parameter A_SIGNED = 0;
parameter B_SIGNED = 0; parameter B_SIGNED = 0;
@ -33,14 +34,42 @@ module \$mul (A, B, Y);
output [Y_WIDTH-1:0] Y; output [Y_WIDTH-1:0] Y;
generate generate
if (A_WIDTH >= B_WIDTH) if (`DSP_A_SIGNEDONLY && !A_SIGNED) begin
wire dummy;
\$mul #(
.A_SIGNED(1),
.B_SIGNED(B_SIGNED),
.A_WIDTH(A_WIDTH+1),
.B_WIDTH(B_WIDTH),
.Y_WIDTH(Y_WIDTH+1)
) _TECHMAP_REPLACE_ (
.A({1'b0, A}),
.B(B),
.Y({dummy, Y})
);
end
else if (`DSP_B_SIGNEDONLY && !B_SIGNED) begin
wire dummy;
\$mul #(
.A_SIGNED(A_SIGNED),
.B_SIGNED(1),
.A_WIDTH(A_WIDTH),
.B_WIDTH(B_WIDTH+1),
.Y_WIDTH(Y_WIDTH+1)
) _TECHMAP_REPLACE_ (
.A(A),
.B({1'b0, B}),
.Y({dummy, Y})
);
end
else if (A_WIDTH >= B_WIDTH)
\$__mul_gen #( \$__mul_gen #(
.A_SIGNED(A_SIGNED), .A_SIGNED(A_SIGNED),
.B_SIGNED(B_SIGNED), .B_SIGNED(B_SIGNED),
.A_WIDTH(A_WIDTH), .A_WIDTH(A_WIDTH),
.B_WIDTH(B_WIDTH), .B_WIDTH(B_WIDTH),
.Y_WIDTH(Y_WIDTH) .Y_WIDTH(Y_WIDTH)
) mul_slice ( ) _TECHMAP_REPLACE_ (
.A(A), .A(A),
.B(B), .B(B),
.Y(Y) .Y(Y)
@ -52,7 +81,7 @@ module \$mul (A, B, Y);
.A_WIDTH(B_WIDTH), .A_WIDTH(B_WIDTH),
.B_WIDTH(A_WIDTH), .B_WIDTH(A_WIDTH),
.Y_WIDTH(Y_WIDTH) .Y_WIDTH(Y_WIDTH)
) mul_slice ( ) _TECHMAP_REPLACE_ (
.A(B), .A(B),
.B(A), .B(A),
.Y(Y) .Y(Y)