mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 21:27:00 +00:00
Implement SV structs.
This commit is contained in:
parent
aafaeb66df
commit
0b6b47ca67
9 changed files with 508 additions and 203 deletions
|
@ -556,6 +556,8 @@ from SystemVerilog:
|
|||
- enums are supported (including inside packages)
|
||||
- but are currently not strongly typed
|
||||
|
||||
- structs are supported
|
||||
|
||||
- SystemVerilog interfaces (SVIs) are supported. Modports for specifying whether
|
||||
ports are inputs or outputs are supported.
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue