mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-17 12:45:44 +00:00
Code Activity

Merge pull request #109 from Silimate/clkgate_attr

Browse source 
Added is_clock_gated attr to flops created via clockgate.cc pass
This commit is contained in:
Akash Levy 2026-02-20 17:02:02 -08:00 • committed by GitHub
commit 0b46d8b201
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 3 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/constids.inc
View file

@ -909,6 +909,7 @@ X(interface_type)
X(interfaces_replaced_in_module)
X(invertible_pin)
X(iopad_external_pin)
X(is_clock_gated)
X(is_inferred)
X(is_interface)
X(it)