mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

abc9_ops: -reintegrate to use derived_type for box_ports

Browse source
This commit is contained in:
Eddie Hung 2020-02-05 14:46:48 -08:00
parent 5ebdc0f8e0
commit 0b308c6835
2 changed files with 23 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/abc9_ops.cc
View file

@ -797,7 +797,7 @@ void reintegrate(RTLIL::Module *module)
}
int input_count = 0, output_count = 0;
for (const auto &port_name : box_ports.at(cell->type)) {
for (const auto &port_name : box_ports.at(derived_type)) {
RTLIL::Wire *w = box_module->wire(port_name);
log_assert(w);