mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 12:11:24 +00:00
Code Activity

greenpak4: Changed name of inverted output ports for consistency

Browse source
This commit is contained in:
Andrew Zonenberg 2016-08-14 00:30:45 -07:00
parent 3b9756c6a3
commit 0b0ba96488
2 changed files with 19 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/greenpak4/cells_map.v
View file

@ -24,7 +24,7 @@ module GP_DFFR(input D, CLK, nRST, output reg Q);
);
endmodule
module GP_DFFSI(input D, CLK, nSET, output reg Q);
module GP_DFFSI(input D, CLK, nSET, output reg nQ);
parameter [0:0] INIT = 1'bx;
GP_DFFSRI #(
.INIT(INIT),
@ -33,11 +33,11 @@ module GP_DFFSI(input D, CLK, nSET, output reg Q);
.D(D),
.CLK(CLK),
.nSR(nSET),
.Q(Q)
.nQ(nQ)
);
endmodule
module GP_DFFRI(input D, CLK, nRST, output reg Q);
module GP_DFFRI(input D, CLK, nRST, output reg nQ);
parameter [0:0] INIT = 1'bx;
GP_DFFSRI #(
.INIT(INIT),
@ -46,7 +46,7 @@ module GP_DFFRI(input D, CLK, nRST, output reg Q);
.D(D),
.CLK(CLK),
.nSR(nRST),
.Q(Q)
.nQ(nQ)
);
endmodule