3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00

Merge pull request #4605 from povik/liberty-unit-delay

read_liberty: Optionally import unit delay arcs
This commit is contained in:
Martin Povišer 2024-10-07 16:11:51 +02:00 committed by GitHub
commit 0aab8b4158
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
4 changed files with 55 additions and 5 deletions

View file

@ -1,4 +1,3 @@
*.log
test.ys
*.filtered
*.verilogsim

View file

@ -3,11 +3,13 @@ set -e
for x in *.lib; do
echo "Testing on $x.."
echo "read_verilog small.v" > test.ys
echo "synth -top small" >> test.ys
echo "dfflibmap -info -liberty ${x}" >> test.ys
../../yosys -ql ${x%.lib}.log -s test.ys
../../yosys -p "read_verilog small.v; synth -top small; dfflibmap -info -liberty ${x}" -ql ${x%.lib}.log
../../yosys-filterlib - $x 2>/dev/null > $x.filtered
../../yosys-filterlib -verilogsim $x > $x.verilogsim
diff $x.filtered $x.filtered.ok && diff $x.verilogsim $x.verilogsim.ok
done
for x in *.ys; do
echo "Running $x.."
../../yosys -q -s $x -l ${x%.ys}.log
done

View file

@ -0,0 +1,3 @@
# Nothing gets imported: the file lacks timing data
read_liberty -wb -unit_delay normal.lib
select -assert-none =*/t:$specify*