mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
allow range for mux test
This commit is contained in:
parent
ff785cdb46
commit
0a88f002e5
|
@ -35,6 +35,7 @@ proc
|
||||||
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
||||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||||
cd mux16 # Constrain all select calls below inside the top module
|
cd mux16 # Constrain all select calls below inside the top module
|
||||||
select -assert-count 11 t:SB_LUT4
|
select -assert-min 11 t:SB_LUT4
|
||||||
|
select -assert-max 12 t:SB_LUT4
|
||||||
|
|
||||||
select -assert-none t:SB_LUT4 %% t:* %D
|
select -assert-none t:SB_LUT4 %% t:* %D
|
||||||
|
|
Loading…
Reference in a new issue