mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-19 09:40:21 +00:00
Code Activity

synth_gatemate: Apply review remarks

Browse source 
* remove unused techmap models in `map_regs.v`
* replace RAM initilization loops with 320-bit-writes
* add script to test targets in top-level Makefile
* remove `MAXWIDTH` parameter and treat both vector widths individually in `mult_map.v`
* iterate over all modules in `gatemate_bramopt` pass
This commit is contained in:
Patrick Urban 2021-09-24 16:00:59 +02:00 • committed by Marcelina Kościelnicka
parent cfcc38582a
commit 0a72952d5f
6 changed files with 212 additions and 279 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/gatemate/gatemate_bramopt.cc
View file

@ -134,15 +134,11 @@ struct GateMateBramOptPass : public Pass {
}
extra_args(args, argidx, design);
Module *module = design->top_module();
if (module == nullptr)
for (auto module : design->selected_modules())
{
log_cmd_error("No top module found.\n");
}
if (!noglwren) {
proc_glwren(module);
if (!noglwren) {
proc_glwren(module);
}
}
}
} GateMateBramOptPass;