mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-05 01:45:17 +00:00
Code Activity

Added vhdl2verilog

Browse source
This commit is contained in:
Clifford Wolf 2014-02-21 18:59:49 +01:00
parent 79edcd4318
commit 0a60f95224
2 changed files with 155 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/vhdl2verilog/Makefile.inc Normal file
View file

@ -0,0 +1 @@
OBJS += frontends/vhdl2verilog/vhdl2verilog.o