mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 13:19:05 +00:00
Code Activity

Update techlibs to avoid bits()

Browse source
This commit is contained in:
Robert O'Callahan 2025-08-28 01:55:56 +00:00
parent 6dc9a8bacf
commit 09b493cfcd
8 changed files with 22 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/xilinx/xilinx_dffopt.cc
View file

@ -92,7 +92,7 @@ bool merge_lut(LutData &result, const LutData &data, const LutData select, bool
int lut_idx = i >> idx_data & ((1 << GetSize(data.second)) - 1);
new_bit = data.first[lut_idx] == State::S1;
}
result.first.bits()[i] = new_bit ? State::S1 : State::S0;
result.first.set(i, new_bit ? State::S1 : State::S0);
}
return true;
}
@ -211,8 +211,8 @@ lut_sigin_done:
Cell *cell_d = it_D->second.second;
if (cell->hasParam(ID(IS_D_INVERTED)) && cell->getParam(ID(IS_D_INVERTED)).as_bool()) {
// Flip all bits in the LUT.
for (int i = 0; i < GetSize(lut_d.first); i++)
lut_d.first.bits()[i] = (lut_d.first[i] == State::S1) ? State::S0 : State::S1;
for (auto bit : lut_d.first)
bit = (bit == State::S1) ? State::S0 : State::S1;
}
LutData lut_d_post_ce;