mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

ignore protect endprotect

Browse source
This commit is contained in:
argama 2018-10-16 21:33:37 +08:00
parent 9850de405a
commit 097da32e1a
1 changed files with 3 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verilog/verilog_lexer.l
View file

@ -135,6 +135,9 @@ YOSYS_NAMESPACE_END
frontend_verilog_yyerror("Unsupported default nettype: %s", p); frontend_verilog_yyerror("Unsupported default nettype: %s", p);
} }
"`protect"[^\n]* /* ignore `protect*/
"`endprotect"[^\n]* /* ignore `endprotect*/
"`"[a-zA-Z_$][a-zA-Z0-9_$]* { "`"[a-zA-Z_$][a-zA-Z0-9_$]* {
frontend_verilog_yyerror("Unimplemented compiler directive or undefined macro %s.", yytext); frontend_verilog_yyerror("Unimplemented compiler directive or undefined macro %s.", yytext);
} }