mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-12 00:53:26 +00:00
Code Activity

cxxrtl: first pass of $print impl

Browse source
This commit is contained in:
Charlotte 2023-06-28 11:51:17 +10:00 • committed by Marcelina Kościelnicka
parent 202c3776e2
commit 095b093f4a
4 changed files with 353 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/fmt.h
View file

@ -76,12 +76,14 @@ struct Fmt {
void append_string(const std::string &str);
void parse_rtlil(RTLIL::Cell *cell);
void parse_rtlil(const RTLIL::Cell *cell);
void emit_rtlil(RTLIL::Cell *cell) const;
void parse_verilog(const std::vector<VerilogFmtArg> &args, bool sformat_like, int default_base, RTLIL::IdString task_name, RTLIL::IdString module_name);
std::vector<VerilogFmtArg> emit_verilog() const;
void emit_cxxrtl(std::ostream &f, std::function<void(const RTLIL::SigSpec &)> emit_sig) const;
std::string render() const;
};