mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Major improvements in mem2reg and added "init" sync rules

Browse source
This commit is contained in:
Clifford Wolf 2013-11-21 13:49:00 +01:00
parent 84ced2bb8e
commit 09471846c5
10 changed files with 379 additions and 93 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.h
View file

@ -44,7 +44,8 @@ namespace RTLIL
STp = 2, // edge sensitive: posedge
STn = 3, // edge sensitive: negedge
STe = 4, // edge sensitive: both edges
STa = 5 // always active
STa = 5, // always active
STi = 6 // init
};
extern int autoidx;