mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 16:33:19 +00:00
Code Activity

Improve pattern matcher to match subsets of $dffe? cells

Browse source
This commit is contained in:
Eddie Hung 2019-07-18 14:08:18 -07:00
parent 79d63479ea
commit 08fe63c61e
2 changed files with 22 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

10
passes/pmgen/xilinx_dsp.cc
View file

@ -39,7 +39,8 @@ void pack_xilinx_dsp(xilinx_dsp_pm &pm)
log("dsp: %s\n", log_id(st.dsp, "--"));
log("ffP: %s\n", log_id(st.ffP, "--"));
log("muxP: %s\n", log_id(st.muxP, "--"));
log("P_WIDTH: %d\n", st.P_WIDTH);
log("P_used: %s\n", log_signal(st.P_used));
log_module(pm.module);
#endif
log("Analysing %s.%s for Xilinx DSP register packing.\n", log_id(pm.module), log_id(st.dsp));
@ -79,8 +80,13 @@ void pack_xilinx_dsp(xilinx_dsp_pm &pm)
}
if (st.ffP) {
SigSpec P = cell->getPort("\\P");
SigSpec D;
if (st.muxP)
D = st.muxP->getPort("\\B");
else
D = st.ffP->getPort("\\D");
SigSpec Q = st.ffP->getPort("\\Q");
P.replace(Q, P.extract(0, GetSize(Q)));
P.replace(D, Q);
cell->setPort("\\P", Q);
cell->setParam("\\PREG", State::S1);
if (st.ffP->type == "$dff")