3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00

Xilinx RAMB36/RAMB18 memory_bram support complete

This commit is contained in:
Clifford Wolf 2015-01-06 23:54:33 +01:00
parent ec2eef89fa
commit 08c13f635c
3 changed files with 320 additions and 16 deletions

View file

@ -21,7 +21,7 @@ module bram1_tb #(
.RD_DATA(RD_DATA)
);
reg [63:0] xorshift64_state = 64'd88172645463325252;
reg [63:0] xorshift64_state = 64'd88172645463325252 ^ (ABITS << 24) ^ (DBITS << 16) ^ (TRANSP << 8);
task xorshift64_next;
begin