3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 10:55:51 +00:00

Xilinx RAMB36/RAMB18 memory_bram support complete

This commit is contained in:
Clifford Wolf 2015-01-06 23:54:33 +01:00
parent ec2eef89fa
commit 08c13f635c
3 changed files with 320 additions and 16 deletions

View file

@ -101,21 +101,33 @@ match $__XILINX_RAMB18_TDP18
min bits 4096
min efficiency 5
shuffle_enable 2
# or_next_if_better
or_next_if_better
endmatch
# match $__XILINX_RAMB18_TDP9
# or_next_if_better
# endmatch
#
# match $__XILINX_RAMB18_TDP4
# or_next_if_better
# endmatch
#
# match $__XILINX_RAMB18_TDP2
# or_next_if_better
# endmatch
#
# match $__XILINX_RAMB18_TDP1
# endmatch
match $__XILINX_RAMB18_TDP9
min bits 4096
min efficiency 5
shuffle_enable 2
or_next_if_better
endmatch
match $__XILINX_RAMB18_TDP4
min bits 4096
min efficiency 5
shuffle_enable 2
or_next_if_better
endmatch
match $__XILINX_RAMB18_TDP2
min bits 4096
min efficiency 5
shuffle_enable 2
or_next_if_better
endmatch
match $__XILINX_RAMB18_TDP1
min bits 4096
min efficiency 5
shuffle_enable 2
endmatch