mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-11 17:54:44 +00:00
Code Activity

Merge af3f9d8318 into 5aa9bfbf7d

Browse source
This commit is contained in:
KrystalDelusion 2025-05-09 09:06:25 +12:00 • committed by GitHub
commit 07daa15d94
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 162 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.cc
View file

@ -2286,7 +2286,8 @@ namespace {
*
* Things to do after finalizing the cell interface:
* - Add support to kernel/satgen.h for the new cell type
* - Add to docs/source/CHAPTER_CellLib.rst (or just add a fixme to the bottom)
* - Maybe add v2 cell help fields (title, tags)
* - Add extra details to relevant docs/source/cell/word_*.rst (or just add a todo to the top)
* - Maybe add support to the Verilog backend for dumping such cells as expression
*
*/