mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

longloop honors caching

Browse source
This commit is contained in:
Alain Dargelas 2025-02-13 15:49:18 -08:00
parent 7d33fd463b
commit 077b4b854c
1 changed files with 9 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

10
passes/cmds/longloop_select.cc
View file

@ -126,9 +126,13 @@ struct LongLoopSelect : public ScriptPass {
log("Running longloop_select pass\n");
log_flush();
// Memorize the existing selection, so the loop over modules still works after "select -none"
const std::vector<Yosys::RTLIL::Module *> &modules = design->selected_modules();
// Start with an empty selection, the code below is going to add selection based on loop depth
Pass::call(design, "select -none");
for (auto module : design->modules()) {
for (auto module : modules) {
if (debug) {
log("Module %s\n", log_id(module));
log_flush();
@ -218,6 +222,10 @@ struct LongLoopSelect : public ScriptPass {
Pass::call(design, "select -none");
}
for (auto cell : itrCluster->second) {
if (debug) {
log(" Selecting: %s\n", cell->name.c_str());
log_flush();
}
design->select(module, cell);
if (cell->get_string_attribute("\\in_for_loop").empty()) {
cell->set_string_attribute("\\in_for_loop", src_info);