mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 22:03:40 +00:00
Code Activity

implementation for assignments working

Browse source
This commit is contained in:
Stefan Biereigel 2019-05-23 10:16:41 +02:00
parent 9df04d7e75
commit 075a48d3fa
3 changed files with 83 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/ast/ast.h
View file

@ -327,6 +327,7 @@ namespace AST_INTERNAL
extern std::map<std::string, AST::AstNode*> current_scope;
extern const dict<RTLIL::SigBit, RTLIL::SigBit> *genRTLIL_subst_ptr;
extern RTLIL::SigSpec ignoreThisSignalsInInitial;
extern std::map<RTLIL::SigSpec, RTLIL::Cell*> wire_logic_map;
extern AST::AstNode *current_always, *current_top_block, *current_block, *current_block_child;
extern AST::AstModule *current_module;
extern bool current_always_clocked;