mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-04 06:15:47 +00:00
Code Activity

Smallfix to get GHDL working

Browse source
This commit is contained in:
Akash Levy 2024-09-27 06:38:42 -07:00
parent bb2cdd61fe
commit 0610d6ccc2
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -3769,7 +3769,7 @@ struct VerificPass : public Pass {
// Run command to convert VHDL to Verilog
std::string basename = FileSystem::Basename(filename);
std::string top = filename_str.substr(basename.find_last_of("/")+1, basename.find_last_of(".")-basename.find_last_of("/")-1);
std::string top = basename.substr(0, basename.find_last_of("."));
std::string outfile = "preqorsor/data/" + top + ".v";
std::string ghdl_cmd = ghdl_path + " --synth --no-formal -fsynopsys --out=verilog " + filename_str + " -e " + top + " > " + outfile;
log("Running command: %s\n", ghdl_cmd.c_str());