mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

fixup! dump: sort lhs and rhs in a connection

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-04-14 14:39:46 +02:00
parent 4a0685aa1c
commit 05942dc8ed
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/rtlil/rtlil_backend.cc
View file

@ -313,12 +313,12 @@ void RTLIL_BACKEND::dump_module(std::ostream &f, std::string indent, RTLIL::Modu
module->cloneInto(new_module);
module = new_module;
module->sort();
std::sort(module->connections_.begin(), module->connections_.end());
for (auto& [lhs, rhs] : module->connections_) {
if (std::string(log_signal(lhs)) < std::string(log_signal(rhs))) {
std::swap(lhs, rhs);
}
}
std::sort(module->connections_.begin(), module->connections_.end());
}
if (print_header)