mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-12 17:11:16 +00:00
Code Activity

tests: remove unstable FPGA synthesis result checks

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-10-21 00:00:59 +02:00 • committed by Robert O'Callahan
parent 7371388e1d
commit 054de3c236
2 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

3
tests/arch/xilinx/dsp_cascade.ys
View file

@ -69,7 +69,8 @@ equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad
design -load postopt
cd cascade
select -assert-count 2 t:DSP48E1
select -assert-none t:DSP48E1 t:BUFG %% t:* %D
# TODO Disabled check, FDREs emitted due to order sensitivity
# select -assert-none t:DSP48E1 t:BUFG %% t:* %D
# Very crude method of checking that DSP48E1.PCOUT -> DSP48E1.PCIN
# (see above for explanation)
select -assert-count 1 t:DSP48E1 %co:+[PCOUT] t:DSP48E1 %d %co:+[PCIN] w:* %d t:DSP48E1 %i