mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Some fixes to improve determinism

Browse source
This commit is contained in:
Clifford Wolf 2013-08-09 12:42:32 +02:00
parent d97782b848
commit 05483619f0
5 changed files with 41 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

6
kernel/rtlil.h
View file

@ -129,6 +129,12 @@ namespace RTLIL
#define NEW_ID \
RTLIL::new_id(__FILE__, __LINE__, __FUNCTION__)
template <typename T> struct sort_by_name {
bool operator()(T *a, T *b) const {
return a->name < b->name;
}
};
// see calc.cc for the implementation of this functions
RTLIL::Const const_not (const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len);
RTLIL::Const const_and (const RTLIL::Const &arg1, const RTLIL::Const &arg2, bool signed1, bool signed2, int result_len);

4
kernel/sigtools.h
View file

@ -165,11 +165,11 @@ struct SigPool
}
};
template <typename T>
template <typename T, class Compare = std::less<T>>
struct SigSet
{
typedef std::pair<RTLIL::Wire*,int> bitDef_t;
std::map<bitDef_t, std::set<T>> bits;
std::map<bitDef_t, std::set<T, Compare>> bits;
void clear()
{