mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

cleanup

Browse source
This commit is contained in:
Miodrag Milanovic 2020-06-29 14:42:48 +02:00
parent 87717d67d1
commit 0545a042f3
1 changed files with 13 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

25
passes/sat/expose.cc
View file

@ -479,21 +479,15 @@ struct ExposePass : public Pass {
} }
} }
} }
for (auto &wm : wire_map)
{
if (flag_input) {
RTLIL::Wire *in_wire = module->addWire(wm.second, GetSize(wm.first));
out_to_in_map.add(wm.first, in_wire);
}
if (flag_cut) {
RTLIL::Wire *in_wire = add_new_wire(module, wm.second, wm.first->width);
in_wire->port_input = true;
out_to_in_map.add(sigmap(wm.first), in_wire);
}
}
if (flag_input) if (flag_input)
{ {
for (auto &wm : wire_map)
{
RTLIL::Wire *in_wire = module->addWire(wm.second, GetSize(wm.first));
out_to_in_map.add(wm.first, in_wire);
}
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
if (!ct.cell_known(cell->type)) if (!ct.cell_known(cell->type))
continue; continue;
@ -508,6 +502,13 @@ struct ExposePass : public Pass {
if (flag_cut) if (flag_cut)
{ {
for (auto &wm : wire_map)
{
RTLIL::Wire *in_wire = add_new_wire(module, wm.second, wm.first->width);
in_wire->port_input = true;
out_to_in_map.add(sigmap(wm.first), in_wire);
}
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
if (!ct.cell_known(cell->type)) if (!ct.cell_known(cell->type))
continue; continue;