mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-02 00:00:44 +00:00
Code Activity

Added k68 (m68k compatible cpu) test case from verilator

Browse source
This commit is contained in:
Clifford Wolf 2013-03-31 11:00:46 +02:00
parent 88af5b6a16
commit 04843bdcbe
3 changed files with 61 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/k68_vltor/clone.sh Normal file
View file

@ -0,0 +1,6 @@
#!/bin/bash
set -ex
rm -rf verilog-sim-benchmarks
git clone http://git.veripool.org/git/verilog-sim-benchmarks
cd verilog-sim-benchmarks
patch -p1 < ../changes.diff