mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-01 15:50:42 +00:00
Added k68 (m68k compatible cpu) test case from verilator
This commit is contained in:
parent
88af5b6a16
commit
04843bdcbe
3 changed files with 61 additions and 0 deletions
6
tests/k68_vltor/clone.sh
Normal file
6
tests/k68_vltor/clone.sh
Normal file
|
@ -0,0 +1,6 @@
|
|||
#!/bin/bash
|
||||
set -ex
|
||||
rm -rf verilog-sim-benchmarks
|
||||
git clone http://git.veripool.org/git/verilog-sim-benchmarks
|
||||
cd verilog-sim-benchmarks
|
||||
patch -p1 < ../changes.diff
|
Loading…
Add table
Add a link
Reference in a new issue