mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 04:31:25 +00:00
Code Activity

No implicit conversion from IdString to anything else

Browse source
This commit is contained in:
Clifford Wolf 2014-08-02 18:58:40 +02:00
parent 768eb846c4
commit 04727c7e0f
16 changed files with 37 additions and 37 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/design.cc
View file

@ -192,7 +192,7 @@ struct DesignPass : public Pass {
for (auto mod : copy_src_modules)
{
std::string trg_name = as_name.empty() ? std::string(mod->name) : RTLIL::escape_id(as_name);
std::string trg_name = as_name.empty() ? mod->name.str() : RTLIL::escape_id(as_name);
if (copy_to_design->modules_.count(trg_name))
delete copy_to_design->modules_.at(trg_name);

4
passes/cmds/select.cc
View file

@ -1080,7 +1080,7 @@ struct SelectPass : public Pass {
RTLIL::IdString mod_name = RTLIL::escape_id(args[++argidx]);
if (design->modules_.count(mod_name) == 0)
log_cmd_error("No such module: %s\n", id2cstr(mod_name));
design->selected_active_module = mod_name;
design->selected_active_module = mod_name.str();
got_module = true;
continue;
}
@ -1304,7 +1304,7 @@ struct CdPass : public Pass {
if (design->modules_.count(design->selected_active_module) > 0)
module = design->modules_.at(design->selected_active_module);
if (module != NULL && module->cells_.count(modname) > 0)
modname = module->cells_.at(modname)->type;
modname = module->cells_.at(modname)->type.str();
}
if (design->modules_.count(modname) > 0) {

2
passes/cmds/show.cc
View file

@ -322,7 +322,7 @@ struct ShowWorker
else if (it.second->port_output)
all_sinks.insert(stringf("n%d", id2num(it.first)));
} else {
wires_on_demand[stringf("n%d", id2num(it.first))] = it.first;
wires_on_demand[stringf("n%d", id2num(it.first))] = it.first.str();
}
}