mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

xilinx: Add simulation models for IOBUF and OBUFT.

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-11-26 05:04:28 +01:00
parent 6cdea425b8
commit 0466c48533
3 changed files with 30 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

23
techlibs/xilinx/cells_xtra.v
View file

@ -8160,18 +8160,6 @@ module IBUFGDS_DIFF_OUT (...);
input IB;
endmodule
module IOBUF (...);
parameter integer DRIVE = 12;
parameter IBUF_LOW_PWR = "TRUE";
parameter IOSTANDARD = "DEFAULT";
parameter SLEW = "SLOW";
output O;
(* iopad_external_pin *)
inout IO;
input I;
input T;
endmodule
module IOBUF_DCIEN (...);
parameter integer DRIVE = 12;
parameter IBUF_LOW_PWR = "TRUE";
@ -8373,17 +8361,6 @@ module OBUFDS_DPHY (...);
input LPTX_T;
endmodule
module OBUFT (...);
parameter CAPACITANCE = "DONT_CARE";
parameter integer DRIVE = 12;
parameter IOSTANDARD = "DEFAULT";
parameter SLEW = "SLOW";
(* iopad_external_pin *)
output O;
input I;
input T;
endmodule
module OBUFTDS (...);
parameter CAPACITANCE = "DONT_CARE";
parameter IOSTANDARD = "DEFAULT";