mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 12:51:23 +00:00
Code Activity

Reformat so it shows up/looks nice when "help $alu" and "help $alu+"

Browse source
This commit is contained in:
Eddie Hung 2019-08-09 12:33:39 -07:00
parent acfb672d34
commit 041defc5a6
1 changed files with 34 additions and 25 deletions
Download patch file Download diff file Expand all files Collapse all files

59
techlibs/common/simlib.v
View file

@ -532,20 +532,24 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
// Lookahead carry unit // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
// A building block dedicated to fast computation of carry-bits //-
// used in binary arithmetic operations. By replacing the ripple //- $lcu (P, G, CI, CO)
// carry structure used in full-adder blocks, the more significant //-
// bits of the sum can be expected to be computed more quickly. //- Lookahead carry unit
// Typically created during `techmap` of $alu cells //- A building block dedicated to fast computation of carry-bits used in binary
// (see the "_90_alu" rule in +/techmap.v) //- arithmetic operations. By replacing the ripple carry structure used in full-adder
//- blocks, the more significant bits of the sum can be expected to be computed more
//- quickly.
//- Typically created during `techmap` of $alu cells (see the "_90_alu" rule in
//- +/techmap.v).
module \$lcu (P, G, CI, CO); module \$lcu (P, G, CI, CO);
parameter WIDTH = 1; parameter WIDTH = 1;
input [WIDTH-1:0] P; // Propagate input [WIDTH-1:0] P; // Propagate
input [WIDTH-1:0] G; // Generate input [WIDTH-1:0] G; // Generate
input CI; // Carry-in input CI; // Carry-in
output reg [WIDTH-1:0] CO; // Carry-out output reg [WIDTH-1:0] CO; // Carry-out
@ -563,12 +567,17 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
// Arithmetic logic unit // |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
// A building block supporting both binary addition/subtraction //-
// operations, and indirectly, comparison operations. //- $alu (A, B, CI, BI, X, Y, CO)
// Typically created by the `alumacc` pass, which transforms //-
// $add, $sub, $lt, $le, $ge, $gt, $eq, $eqx, $ne, $nex //- Arithmetic logic unit.
// cells into this $alu cell. //- A building block supporting both binary addition/subtraction operations, and
//- indirectly, comparison operations.
//- Typically created by the `alumacc` pass, which transforms:
//- $add, $sub, $lt, $le, $ge, $gt, $eq, $eqx, $ne, $nex
//- cells into this $alu cell.
//-
module \$alu (A, B, CI, BI, X, Y, CO); module \$alu (A, B, CI, BI, X, Y, CO);
parameter A_SIGNED = 0; parameter A_SIGNED = 0;
@ -577,16 +586,16 @@ parameter A_WIDTH = 1;
parameter B_WIDTH = 1; parameter B_WIDTH = 1;
parameter Y_WIDTH = 1; parameter Y_WIDTH = 1;
input [A_WIDTH-1:0] A; // Input operand input [A_WIDTH-1:0] A; // Input operand
input [B_WIDTH-1:0] B; // Input operand input [B_WIDTH-1:0] B; // Input operand
output [Y_WIDTH-1:0] X; // A xor B (sign-extended, optional B inversion, output [Y_WIDTH-1:0] X; // A xor B (sign-extended, optional B inversion,
// used in combination with // used in combination with
// reduction-AND for $eq/$ne ops) // reduction-AND for $eq/$ne ops)
output [Y_WIDTH-1:0] Y; // Sum output [Y_WIDTH-1:0] Y; // Sum
input CI; // Carry-in (set for $sub) input CI; // Carry-in (set for $sub)
input BI; // Invert-B (set for $sub) input BI; // Invert-B (set for $sub)
output [Y_WIDTH-1:0] CO; // Carry-out output [Y_WIDTH-1:0] CO; // Carry-out
wire [Y_WIDTH-1:0] AA, BB; wire [Y_WIDTH-1:0] AA, BB;