3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-03 00:28:08 +00:00

presentation progress

This commit is contained in:
Clifford Wolf 2014-02-04 16:51:12 +01:00
parent 7a5f378bae
commit 03d63dd861
9 changed files with 206 additions and 3 deletions

View file

@ -0,0 +1,5 @@
read_verilog abc_01.v
read_verilog -lib abc_01_cells.v
hierarchy -check -top test
proc; opt; techmap
abc -dff -liberty abc_01_cells.lib;;