mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor

Browse source
This commit is contained in:
Eddie Hung 2020-01-15 16:42:16 -08:00
commit 03ce2c72bb
3 changed files with 16 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/techmap/abc9.ys
View file

@ -52,6 +52,7 @@ equiv_opt -assert abc9 -lut 4
design -load postopt
select -assert-count 2 t:$lut
design -reset
read_verilog -icells <<EOT
module top(input a, b, output o);
@ -66,3 +67,15 @@ equiv_opt -assert abc9 -lut 4
design -load postopt
select -assert-count 1 t:$lut
select -assert-count 1 t:$_AND_
design -reset
read_verilog -icells <<EOT
module top(input a, b, output o);
assign o = ~(a & b);
endmodule
EOT
abc9 -lut 4
clean
select -assert-count 1 t:$lut
select -assert-none t:$lut t:* %D