mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Added "techmap -map %{design-name}"

Browse source
This commit is contained in:
Clifford Wolf 2014-07-29 16:06:27 +02:00
parent 397b00252d
commit 03c96f9ce7
4 changed files with 29 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/rtlil.cc
View file

@ -219,6 +219,11 @@ void RTLIL::Selection::optimize(RTLIL::Design *design)
}
}
RTLIL::Design::Design()
{
refcount_modules_ = 0;
}
RTLIL::Design::~Design()
{
for (auto it = modules_.begin(); it != modules_.end(); it++)

5
kernel/rtlil.h
View file

@ -352,11 +352,16 @@ struct RTLIL::Design
std::map<RTLIL::IdString, RTLIL::Selection> selection_vars;
std::string selected_active_module;
Design();
~Design();
RTLIL::ObjRange<RTLIL::Module*> modules();
RTLIL::Module *module(RTLIL::IdString name);
bool has(RTLIL::IdString id) const {
return modules_.count(id) != 0;
}
void add(RTLIL::Module *module);
RTLIL::Module *addModule(RTLIL::IdString name);
void remove(RTLIL::Module *module);