mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-04 14:25:47 +00:00
Code Activity

VHDL support fix

Browse source
This commit is contained in:
Akash Levy 2024-10-25 11:32:52 -07:00
parent 6d81b5dfc1
commit 038c562493
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verific/verific.cc
View file

@ -3674,14 +3674,14 @@ struct VerificPass : public Pass {
goto check_error;
}
#ifdef VERIFIC_VHDL_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-set_vhdl_default_library_path") {
for (argidx++; argidx < GetSize(args); argidx++) {
#ifdef VERIFIC_VHDL_SUPPORT
vhdl_file::SetDefaultLibraryPath(args[argidx].c_str());
#endif
}
goto check_error;
}
#endif
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F" || args[argidx] == "-FF"))
{