mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 03:35:40 +00:00
Code Activity

memory_map: don't rebuild TwineSearch

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-24 13:10:10 +02:00
parent 9963b7a81b
commit 0372902ad0
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/memory/memory_map.cc
View file

@ -215,6 +215,7 @@ struct MemoryMapWorker
int count_static = 0;
TwineSearch wire_search(&design->twines);
for (int i = 0; i < mem.size; i++)
{
int addr = i + mem.start_offset;
@ -259,7 +260,7 @@ struct MemoryMapWorker
c->setPort(TW::D, w_in);
std::string w_out_name = stringf("%s[%d]", mem.memid.str(), addr);
if (module->wire(TwineSearch(&design->twines).find(w_out_name)) != nullptr)
if (module->wire(wire_search.find(w_out_name)) != nullptr)
w_out_name = genid(mem.memid, "", addr, "$q");
RTLIL::Wire *w_out = module->addWire(design->twines.add(std::string{w_out_name}), mem.width);