mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 21:33:40 +00:00
Code Activity

intel: move Cyclone V support to intel_alm

Browse source
This commit is contained in:
Dan Ravensloft 2020-07-27 14:21:05 +01:00 • committed by Marcelina Kościelnicka
parent d9dd8bc748
commit 034b9ec716
7 changed files with 11 additions and 203 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel_alm/synth_intel_alm.cc
View file

@ -178,7 +178,7 @@ struct SynthIntelALMPass : public ScriptPass {
if (check_label("begin")) {
if (family_opt == "cyclonev")
run(stringf("read_verilog -sv -lib +/intel/%s/cells_sim.v", family_opt.c_str()));
run(stringf("read_verilog -sv -lib +/intel_alm/%s/cells_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/alm_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/dff_sim.v", family_opt.c_str()));
run(stringf("read_verilog -specify -lib -D %s +/intel_alm/common/dsp_sim.v", family_opt.c_str()));