mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Add to CHANGELOG
This commit is contained in:
		
							parent
							
								
									b8620f7b3d
								
							
						
					
					
						commit
						030f1d30e9
					
				
					 1 changed files with 1 additions and 0 deletions
				
			
		| 
						 | 
				
			
			@ -16,6 +16,7 @@ Yosys 0.8 .. Yosys 0.8-dev
 | 
			
		|||
    - Added "gate2lut.v" techmap rule
 | 
			
		||||
    - Added "rename -src"
 | 
			
		||||
    - Added "equiv_opt" pass
 | 
			
		||||
    - Added "muxpack" pass
 | 
			
		||||
    - "synth_xilinx" to now infer hard shift registers, using new "shregmap -tech xilinx"
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue