mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Xilinx mojo_counter example is now working

Browse source
This commit is contained in:
Clifford Wolf 2013-10-27 08:21:56 +01:00
parent d9fa1e5a1d
commit 02f321b6fc
3 changed files with 9 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/xilinx/example_mojo_counter/example.v
View file

@ -1,13 +1,13 @@
module top(clk, led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0);
module top(clk, ctrl, led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0);
input clk;
input clk, ctrl;
output led_7, led_6, led_5, led_4;
output led_3, led_2, led_1, led_0;
reg [31:0] counter;
always @(posedge clk)
counter <= 32'b_1010_1010_1010_1010_1010_1010_1010_1010; // counter + 1;
counter <= counter + (ctrl ? 4 : 1);
assign {led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0} = counter >> 24;