mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-22 02:57:51 +00:00
Code Activity

Add some simple SVA test cases for future Verific work

Browse source
This commit is contained in:
Clifford Wolf 2017-07-22 12:31:08 +02:00
parent 2785aaffeb
commit 024ba310ec
4 changed files with 45 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/sva/basic00.sv Normal file
View file

@ -0,0 +1,7 @@
module top (input clk, reset, antecedent, output reg consequent);
always @(posedge clk)
consequent <= reset ? 0 : antecedent;
test_assert: assert property ( @(posedge clk) disable iff (reset) antecedent |-> consequent )
else $error("Failed with consequent = ", $sampled(consequent));
endmodule