mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	SigMap performance improvement
This commit is contained in:
		
							parent
							
								
									ea492abcf0
								
							
						
					
					
						commit
						01bcc5663f
					
				
					 1 changed files with 7 additions and 1 deletions
				
			
		|  | @ -242,7 +242,13 @@ struct SigMap | |||
| 
 | ||||
| 	void set(RTLIL::Module *module) | ||||
| 	{ | ||||
| 		clear(); | ||||
| 		int bitcount = 0; | ||||
| 		for (auto &it : module->connections()) | ||||
| 			bitcount += it.first.size(); | ||||
| 
 | ||||
| 		database.clear(); | ||||
| 		database.reserve(bitcount); | ||||
| 
 | ||||
| 		for (auto &it : module->connections()) | ||||
| 			add(it.first, it.second); | ||||
| 	} | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue