mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

opt_share: Fix X and CO signal width for shifted $alu in opt_share.

Browse source 
These need to be the same length as actual Y, not visible part of Y.

Fixes #2538.
This commit is contained in:
Marcelina Kościelnicka 2021-01-14 09:58:33 +01:00
parent 7cd044bbc4
commit 01626e6746
2 changed files with 22 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_share.cc
View file

@ -244,8 +244,8 @@ void merge_operators(RTLIL::Module *module, RTLIL::Cell *mux, const std::vector<
}
if (shared_op->type.in(ID($alu))) {
shared_op->setPort(ID::X, module->addWire(NEW_ID, GetSize(new_sig_out)));
shared_op->setPort(ID::CO, module->addWire(NEW_ID, GetSize(new_sig_out)));
shared_op->setPort(ID::X, module->addWire(NEW_ID, GetSize(new_out)));
shared_op->setPort(ID::CO, module->addWire(NEW_ID, GetSize(new_out)));
}
bool is_fine = shared_op->type.in(FINE_BITWISE_OPS);