mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

Add support for SystemVerilog unique, unique0, and priority case

Browse source
This commit is contained in:
Clifford Wolf 2017-02-23 16:33:19 +01:00
parent 1e927a51d5
commit 00dba4c197
2 changed files with 25 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verilog/verilog_lexer.l
View file

@ -171,6 +171,10 @@ YOSYS_NAMESPACE_END
"while" { return TOK_WHILE; }
"repeat" { return TOK_REPEAT; }
"unique" { SV_KEYWORD(TOK_UNIQUE); }
"unique0" { SV_KEYWORD(TOK_UNIQUE); }
"priority" { SV_KEYWORD(TOK_PRIORITY); }
"always_comb" { SV_KEYWORD(TOK_ALWAYS); }
"always_ff" { SV_KEYWORD(TOK_ALWAYS); }
"always_latch" { SV_KEYWORD(TOK_ALWAYS); }