mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 09:56:16 +00:00
Code Activity

Add more debugging

Browse source
This commit is contained in:
Akash Levy 2024-10-25 18:22:40 -07:00
parent 97a804ac12
commit 0062d0ca5f
1 changed files with 5 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/splitfanout.cc
View file

@ -36,10 +36,12 @@ struct SplitfanoutWorker
SplitfanoutWorker(Module *module) : module(module), sigmap(module) SplitfanoutWorker(Module *module) : module(module), sigmap(module)
{ {
// Add nodes to topological sorter for all selected cells // Add nodes to topological sorter for all selected cells
log_debug("Making toposort nodes for module %s...", log_id(module));
for (auto cell : module->selected_cells()) for (auto cell : module->selected_cells())
toposort.node(cell->name); toposort.node(cell->name);
// Build bit_drivers_db // Build bit_drivers_db
log_debug("Building bit_drivers_db...");
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
for (auto conn : cell->connections()) { for (auto conn : cell->connections()) {
if (!cell->output(conn.first)) continue; if (!cell->output(conn.first)) continue;
@ -51,6 +53,7 @@ struct SplitfanoutWorker
} }
// Build bit_users_db and add edges to topological sorter // Build bit_users_db and add edges to topological sorter
log_debug("Building bit_users_db and adding edges to toposort...");
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
for (auto conn : cell->connections()) { for (auto conn : cell->connections()) {
if (!cell->input(conn.first)) continue; if (!cell->input(conn.first)) continue;
@ -68,6 +71,7 @@ struct SplitfanoutWorker
} }
// Build bit_users_db for output ports // Build bit_users_db for output ports
log_debug("Building bit_users_db for output ports...");
for (auto wire : module->wires()) { for (auto wire : module->wires()) {
if (!wire->port_output) continue; if (!wire->port_output) continue;
SigSpec sig(sigmap(wire)); SigSpec sig(sigmap(wire));
@ -80,6 +84,7 @@ struct SplitfanoutWorker
} }
// Sort using the topological sorter // Sort using the topological sorter
log_debug("Sorting using toposort...");
toposort.analyze_loops = false; toposort.analyze_loops = false;
toposort.sort(); toposort.sort();
} }
@ -106,7 +111,6 @@ struct SplitfanoutWorker
for (int i = 0; i < GetSize(outsig); i++) { for (int i = 0; i < GetSize(outsig); i++) {
if (bit_users_db[outsig[i]] != bit_users) { if (bit_users_db[outsig[i]] != bit_users) {
log_debug("Skipping %s cell %s/%s with bit-split output.\n", log_id(cell->type), log_id(module), log_id(cell)); log_debug("Skipping %s cell %s/%s with bit-split output.\n", log_id(cell->type), log_id(module), log_id(cell));
cell->set_bool_attribute(IdString("\\bitsplit"));
return 0; return 0;
} }
} }