mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
Remove unused function parameter.
This commit is contained in:
parent
5a0f029e23
commit
00544cffab
|
@ -96,7 +96,7 @@ void find_dff_wires(std::set<RTLIL::IdString> &dff_wires, RTLIL::Module *module)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
void create_dff_dq_map(std::map<RTLIL::IdString, dff_map_info_t> &map, RTLIL::Design *design, RTLIL::Module *module)
|
void create_dff_dq_map(std::map<RTLIL::IdString, dff_map_info_t> &map, RTLIL::Module *module)
|
||||||
{
|
{
|
||||||
std::map<RTLIL::SigBit, dff_map_bit_info_t> bit_info;
|
std::map<RTLIL::SigBit, dff_map_bit_info_t> bit_info;
|
||||||
SigMap sigmap(module);
|
SigMap sigmap(module);
|
||||||
|
@ -313,7 +313,7 @@ struct ExposePass : public Pass {
|
||||||
|
|
||||||
for (auto mod : design->selected_modules())
|
for (auto mod : design->selected_modules())
|
||||||
{
|
{
|
||||||
create_dff_dq_map(dff_dq_maps[mod], design, mod);
|
create_dff_dq_map(dff_dq_maps[mod], mod);
|
||||||
|
|
||||||
if (!flag_shared)
|
if (!flag_shared)
|
||||||
continue;
|
continue;
|
||||||
|
|
Loading…
Reference in a new issue