mirror of
https://github.com/YosysHQ/sby.git
synced 2026-01-09 13:19:01 +00:00
549c5f33f5
Demonstrate binding SVA properties to a VHDL design. Mention example code (with snippets) in section on Verific.
1 line
No EOL
13 B
Text
1 line
No EOL
13 B
Text
formal_bind*/ |