mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity
139 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Clifford Wolf d5fa89ee0c Improve sby file pycode/tasks handling 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-03-08 10:58:28 -08:00
docs Improve sby file pycode/tasks handling 2019-03-08 10:58:28 -08:00
sbysrc Improve sby file pycode/tasks handling 2019-03-08 10:58:28 -08:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Add "mkdir -p" to "make install" 2018-03-07 12:31:56 +01:00
README.md Update README.md 2018-08-27 19:35:25 +02:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation on how to use SymbiYosys.

Many example designs using SymbiYosys have been published on the ZipCPU blog. Please consider browsing the formal verification page of the ZipCPU blog for examples and commentary.