mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity
113 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Clifford Wolf d24d7e1aef Use "hierarchy -simcheck" in default script 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-05-12 14:03:37 +02:00
docs Add [script] documentation, add some paragraphs on "verific" command 2018-04-18 19:32:58 +02:00
sbysrc Use "hierarchy -simcheck" in default script 2018-05-12 14:03:37 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Add "mkdir -p" to "make install" 2018-03-07 12:31:56 +01:00
README.md Add README.md 2017-01-22 16:59:51 +01:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation.