mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-21 12:26:37 +00:00
Code Activity
121 commits 7 branches 27 tags 1.3 MiB
Python 85.8%
Rust 10.6%
Makefile 1.5%
Verilog 0.9%
SystemVerilog 0.8%
Other 0.4%
Find a file
Chris Pattison d249e1f259 Made into Python module
2018-08-01 22:46:49 -07:00
docs Fixed bug in examples/quickstart/demo.sv 2018-07-26 14:19:04 +02:00
sby Made into Python module 2018-08-01 22:46:49 -07:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Made into Python module 2018-08-01 22:46:49 -07:00
README.md Add README.md 2017-01-22 16:59:51 +01:00
setup.py Made into Python module 2018-08-01 22:46:49 -07:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation.