mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-06 22:34:07 +00:00
Code Activity
158 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Clifford Wolf afe6960ffe Add docs/examples/abstract 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-03-27 14:45:30 +01:00
docs Add docs/examples/abstract 2019-03-27 14:45:30 +01:00
extern Install launcher executable when running on Windows. 2019-03-12 14:29:08 -04:00
sbysrc Add extra "setundef -anyseq" to aiger script 2019-03-22 13:40:50 +01:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Install launcher executable when running on Windows. 2019-03-12 14:29:08 -04:00
README.md Update README.md 2018-08-27 19:35:25 +02:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation on how to use SymbiYosys.

Many example designs using SymbiYosys have been published on the ZipCPU blog. Please consider browsing the formal verification page of the ZipCPU blog for examples and commentary.