mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-20 20:06:37 +00:00
Code Activity
128 commits 7 branches 27 tags 1.3 MiB
Python 85.8%
Rust 10.6%
Makefile 1.5%
Verilog 0.9%
SystemVerilog 0.8%
Other 0.4%
Find a file
Tobias Woelfel 9fcb536ca7 Use gentrace option to write trace files
2018-10-19 16:23:46 +02:00
docs Add "skip" options (smtbmc only) 2018-09-12 13:23:34 +02:00
sbysrc Use gentrace option to write trace files 2018-10-19 16:23:46 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Add "mkdir -p" to "make install" 2018-03-07 12:31:56 +01:00
README.md Update README.md 2018-08-27 19:35:25 +02:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation on how to use SymbiYosys.

Many example designs using SymbiYosys have been published on the ZipCPU blog. Please consider browsing the formal verification page of the ZipCPU blog for examples and commentary.